Gateware and Firmware

Gateware and firmware are provided with releases.
  • Gateware: synthesized (V)HDL code
  • Firmware: compiled code for the lm32 soft-CPU embedded in the gateware

Wishbone Bus Topology

The following figure shows the topology of the Enigma release.

monster.png
Figure: Wishbone Bus Topology (see 'Attachments' for higher resolution). Shown are Wishbone crossbars (yellow ovals), masters (green diamonds) and slaves (gray rectangles). Arrows show Wishbone connections to slaves (black) and crossbar interconnects (red). MSI connections are shown in blue arrows.

I/O Connections

The following figures shows how I/Os are connected to various gateware components (~ Enigma release)

io-gates.jpg
Figure: I/O connections.

-- DietrichBeck - 30 Sep 2020
I Attachment Action Size Date Who Comment
SCU_Layout2_landscape.jpgjpg SCU_Layout2_landscape.jpg manage 238 K 2013-11-28 - 14:50 UnknownUser Data Master WB Layout
io-gates.jpgjpg io-gates.jpg manage 537 K 2020-09-30 - 11:54 UnknownUser IO connections
monster.pngpng monster.png manage 485 K 2020-09-30 - 11:44 UnknownUser Wishbone Topology
Topic revision: r8 - 2020-09-30, dbeck - This page was cached on 2024-12-15 - 13:20.

This site is powered by FoswikiCopyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding GSI Wiki? Send feedback | Legal notice | Privacy Policy (german)