PEXARIA5DB
The PEXIARA5DB is a mezzanine card for a PEXARIA5 carrier board. It exists in two variants.- PEXARIA5DB1, with IDC connector for LVDS signals: schematics
- PEXARIA5DB2, with MDHMR connector for LVDS signals: schematics
- modifikation.pdf: hardware patch for PEXARIA5DBX add-on boards
| I | Attachment | Action | Size | Date | Who | Comment |
|---|---|---|---|---|---|---|
 pdf |
modifikation.pdf | manage | 174 K | 2014-04-08 - 09:38 | UnknownUser | hardware patch for <nop>PEXARIA5DBX add-on boards |
This topic: TOS/Timing > WebHome > TimingSystemDocumentation > TimingSystemDocuments > TimingSystemDocumentsPEXARIA5DB1
Topic revision: 2014-05-05, dbeck
Topic revision: 2014-05-05, dbeck
Copyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors. Ideas, requests, problems regarding GSI Wiki? Send feedback | Legal notice | Privacy Policy (german)