Backlinks to TimingSystemDocumentsBlackCat1 in TOS/Timing Web (Search all webs)
Results from TOS/Timing web retrieved at 02:20 (Local)
TimingSystemNodesReleaseR1PEXARIA5
PEXARIA5 (Release R1) The PEXIARA5A is a PCIe carrier board based on an ArriaV FPGA. It can be White Rabbit enabled using a WREX1 add on board. I/O are implemente...
r16 - 2014-07-15 - 16:52 by dbeck
Number of topics: 1
Copyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors. Ideas, requests, problems regarding GSI Wiki? Send feedback | Legal notice | Privacy Policy (german)