



# Bunch-to-Bucket (B2B) Transfer System for FAIR

Jiaoni Bai  
Thibault Ferrand


09.03.2016

# Outlines

- Introduction (Bai)
- Kicker and bucket pattern (Bai)
- B2B transfer procedure (Bai)
- Synchronization methods (Bai)
- Example:  $U^{28+}$  B2B transfer from SIS18 to SIS100 (Bai)
- Functional implementation (Thibault)
- Task sharing (Thibault)
- Functional specification and requirements (Thibault)

# Introduction

- Bucket : a bucket defines the potential well in  $(E_{kin}, t)$  - phase space, where the particles can be trapped.
- Bunch : a bunch defines the packet of particles gathered within a bucket.





- Focus mainly on the B2B transfer from SIS18 to SIS100
- Firstly tested in B2B transfer from ESR to CRYRING.

# Kicker & Bucket pattern

Assumption:

- Virtual cavity is located at the extraction/injection kicker position.
- There is no distance between two virtual cavities.
- Bucket #0 and #1





SR: Signal Reproduction module producing SIS100 revolution signal at SIS18, which labels bucket #0.

# Kicker & Bucket pattern

Consideration:

1. Bucket pattern (#2 and #3)





SR: Signal Reproduction module producing SIS100 revolution signal at SIS18, which labels bucket #0.

# Kicker & Bucket pattern

Consideration:


1. Bucket pattern (#2 and #3)
2. Time Of Flight (TOF)




# Kicker & Bucket pattern

Consideration:

1. Bucket pattern (#2 and #3)
2. Time Of Flight (TOF)
3. Distance between virtual cavity and transport line ( $t_{src}$  and  $t_{trg}$ )



SIS18 revolution  
frequency marker  
@SIS18



SIS100 revolution  
frequency marker  
@SIS18




SIS100 revolution  
frequency marker  
@SIS100




# Kicker & Bucket pattern

Consideration:


1. Bucket pattern (#2 and #3)
2. Time Of Flight (TOF)
3. Distance between virtual cavity and transport line ( $t_{src}$  and  $t_{trg}$ )
4. Extraction and injection kicker delay (Dext and Dinj)




SIS18 revolution  
frequency marker  
@SIS18




SIS100 revolution  
frequency marker  
@SIS18




SIS100 revolution  
frequency marker  
@SIS100



# Procedure for the B2B transfer system




## 1. Synchronization window calculation



# Synchronization methods


- Phase shift method



## Features

- Adiabaticity
- Infinite synchronization window
- B2B transfer time is predictable
- Phase jump

- Frequency beating method




## Features


- Bunch and bucket center Mismatch
- Mismatch within the synchronization window is better than  $1^\circ$
- Only choice for some pair of machines
- Automatically beating

# Example: U<sup>28+</sup> B2B from SIS18 to SIS100 with the phase shift method


From SIS18, four batches of the U<sup>28+</sup> at 200 MeV/u, each of two bunches, are injected into eight out of ten buckets of SIS100.




# Example: U<sup>28+</sup>B2B from SIS18 to SIS100 with the frequency beating method




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation




# Functional specification and implementation



# Functional specification and implementation



# Block diagram



# Task sharing

## Hardware VIEW

- SCU CSCO (Hardware)
- MHU PBRF
- WR network CSCO (Timing group)
- DM CSCO (Timing group)
- Infrastructure (LM32, VHDL code) CSCO (Timing group)
- DDS PBRF

## Software VIEW

- Sychronization window calculation (B)
- Phase shift and correction calculation (B)
- B2B status check (B)
- Send/receive to/from WR network (B)
- B2B FESA configuration (B)
- Phase shift profile and phase shift (T)
- Signal reproduction (T)
- Phase advance measurement and prediction (T)



# Functional Requirements

- All B2B transfers for FAIR
- Phase shift and frequency beating method
- Maximum synchronization time. E.g. 10 ms for U<sup>28+</sup> from SIS18 to SIS100
- Bunch to bucket center mismatch less than 1°.
- Timing messages for beam instrumentation (BI)
- Inhibit and emergency extraction signals from the Machine Protection System (MPS)
- B2B transfer status back to the DM
- Flexible bucket filling pattern



# Thank you for your attention !