A wireframe illustration of a particle accelerator ring, showing a large oval structure with a grid-like texture, set against a white background. The ring is composed of many parallel lines, suggesting a complex internal structure or a series of segments.

Serial Adapter for I²C / SPI / APFEL

Holger Flemming

GSI Helmholtzzentrum für Schwerionenforschung GmbH
Experiment Electronics Department

October 5, 2016

Outline

- 1 Serial Adaptor ASIC
 - Motivation
 - Proposal
 - Back end
 - Front end
 - IO Pins
 - Analogue Part
 - HV Adjustment Architecture
 - Optional Architecture
 - Status and Schedule
 - Costs

Motivation


- Currently two different serial interfaces are foreseen to be used inside the barrel:
 - I²C for High voltage DACs
 - APFEL serial configuration interface
- Both interfaces use single ended lines
⇒ need ground connection ⇒ Risk of ground loops
- Both interfaces are not compatible ⇒ Requires additional cabling inside the magnet.

Wish for an adaptor circuit with additional analogue features raised up.

⇒ Integration of 10 bit DACs for HV adjustment.

Proposal


Build an adaptor circuit with a common back end and front ends for I²C, SPI and APFEL serial configuration interface



Proposal

Back end

Using a daisy chained SPI interface



Proposal

Front end

- I²C
- APFEL configuration interface
- 8 Analogue DAC outputs
- 3 Bit multi purpose CMOS IO (each pin configurable as input or output)


Proposal

IO Pins

Power (1.8V Core, 3.3V IO)	4
Back end SPI – LVDS	8
Power On Reset (Out)	1
Reset	1
I ² C	2
APFEL Interface	3
DAC Outputs	8
DAC Reference, low end	2
3 Bit Multi Purpose IO	3
<hr/>	
Sum	32


⇒ Fits into QFN32 package with 5 by 5 mm² !

HV Adjustment Architecture




HV Adjustment Architecture

DAC driver



HV Adjustment Architecture

DAC Architecture




HV Adjustment Architecture

Simulation Results




Optional Architecture

Current DAC




Optional Architecture

External Schematics



Optional Architecture

Simulation Results



Status and Schedule I

- Reuse of available Analogue blocks \Rightarrow Full digital design based on VHDL code with Analogue macro blocks
- VHDL Code is almost completely written
- Synthesis and Place & Route scripts are prepared
- Still needed:
 - Final Analogue Design
 - More detailed simulations
 - Analogue macro block has to be implemented in Floor planning script
 - Final syntheses and Place & Route Run


Status and Schedule II

- Estimation of required development time:
 - Analogue Design \approx 3 weeks
 - VHDL Simulation: \approx 2 weeks
 - Synthesis and Place & Route: 1 week
- Next available tape out: November 28th / December, 5th 2016
- Delivery of Silicon in March 2017
- Packaged chips available spring 2017

Costs

Number of Chips	Total costs	Packaging	Cost/chip
30 (min. number)	€ 6320	€ 2500	€ 294
180 (one slice)	€ 12820	€ 2500	€ 85.11
270	€ 32200	€ 2500	€ 128.52
4050 (full barrel)	€ 50650	€ 5000	€ 13.75

Chip Layout



Backup

Digital Design Flow

