You are here: GSI Wiki>SEI Web>FPGA>BoardS (2011-07-08, JanHoffmann)EditAttach
The members can present their developed boards with a short description and contact person.

AERA DAQ Board (KIT, IPE, MatthiasBalzer, 2010)

  • 4 Channel 12bit@180MHz
  • Altera CycloneIII, TI MSP430 (Slow Control)
  • Sodimm 2 GB, SDRAM 128MB, Flash 2 x 64 MB
  • Interfaces: Ethernet 10/100 Mb, CAN, UART, JTAG, Purpose I/O Quad LVDS

FEBEX1,2,3A 8/16 channel ADC DAQ Board (GSI, EE Jan Hoffmann, 2009-2011)

  • Lattice ECP2M50, ECP3-150 FPGA
  • ADI AD9222 65MSpS 8 channel ADC
  • MT47H32M16 – 8 Meg x 16 x 4 banks DDR-2 memory
  • Interfaces: 8 xDifferential ADC inputs, JTAG, 2 x 2 GBps SFP, USB
  • Status: 6/V1, 30/V2, 10/V3 boards assembled and tested, FPGA code development for V3
  • more: here

EXPLODER1, 2A LVDS DAQ Board (GSI, EE Jan Hoffmann, 2009-2011)

  • Lattice ECP2M50, Altera Arria GX 2 FPGA
  • 32/64 Differential LVDS I/Os, 8 single ended I/Os
  • MT47H32M16 – 8 Meg x 16 x 4 banks DDR-2 memory
  • Interfaces: JTAG, 2 x 2 GBps SFP, USB
  • Status: 24/V1, 10/V2a boards assembled and tested, FPGA code development
  • more: here

PEXOR3 PCI express to 4xoptical link interface (GSI, EE Jan Hoffmann, 2009-2011)

  • Lattice SCM40 FPGA
  • 4 x 2 GB Optical Transceivers
  • A second generation RLDRAMII memory
  • Interfaces: JTAG, 4 x 2 GBps SFP, 4 lane PCIe
  • Status: 30 boards assembled and tested, FPGA code development
  • more: here

PEXARIA1, 2A PCI express to 4xoptical link interface (GSI, EE Jan Hoffmann, 2010-2011)

  • ALTERA ARRIA GX2 FPGA
  • 4 x 4 GB Optical Transceivers
  • Two 64M x 16 bit DDR3 Memories, or no memery V2a
  • 256 Mbit Parallel FLASH and 128 Mbit serial FLASH
  • Xc2c256 CPLD for cofiguration, or no CPLD V2a
  • 512K x 36 bit SSRAM, or no SSRAM V2A
  • Interfaces: JTAG, 4 x 2 GBps SFP, 4 lane PCIe
  • Status: 5 boards assembled V1, 10 Boards V2A test in progress FPGA code development
  • picture: here

SysCore v2.0 (KIP HD, Dirk Gottschalk, 2008) png

  • Xilinx Virtex4 XC4VFX20-11FF672 SRAM FPGA
  • Actel ProASIC3 Flash FPGA for Xilinx FPGA Scrubbing via SelectMAP
  • Interfaces: Serial, SD-Card, JTAG(Xilinx,Actel), SFP, Ethernet, USB, MGT

SysCore v3.0 (KIP HD, Dirk Gottschalk, 2011)

  • Xilinx Virtex6/Spartan6 SRAM FPGA
  • Actel ProASIC3 Flash FPGA for Xilinx FPGA Scrubbing via SelectMAP
  • Interfaces: Serial, SD-Card, SFP, Ethernet, USB, MGT

LTC2200-EVAL-EXP v0.1; FZJ ZEL, PeterKa, 9.2010

  • ADC LTC2220 12Bit 170MHz
  • Ad on board (piggy.pack) für Eval-Board Avnet Virtex-5 LX50

-- MatthiasBalzer - 23 Jun 2010
Topic revision: r9 - 2011-07-08, JanHoffmann
 
This site is powered by FoswikiCopyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding GSI Wiki? Send feedback
Imprint (in German)
Privacy Policy (in German)